Explore projects
-
REHAD / Rehad-Orca
OtherModification of RISC-V softcore processor Orca.
REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection. Run on ML605 evaluation board with UART 115200.
Updated -
MATANA Implementation on Chipyard (Rocket-Chip RISC-V Softcore processor) on ML605 board
Updated -
Gepetto / Articles
BSD 2-Clause "Simplified" LicenseUpdated -
-
Humanoid Path Planner / hpp-doc
BSD Zero Clause LicenseUpdated -
Clone of https://git.openrobots.org/projects/robotpkg-wip with branches prepared for the CI of other projects
Updated -
Linux Module for : 1) R/W mmio registers. 2) Context change send info. 3) Interrupts handler.
Updated -
Pierre Fernbach / hpp-doc
BSD Zero Clause LicenseUpdated -
-
jicv_2022_security_protocol / security_protocol
MIT LicenseUpdated -
Updated
-
Philippe Hérail / RDDLSim-Custom
Apache License 2.0Customized rddlsim version for my personal use
Updated -
Generate ROM with attacks for Rehad-Orca.
For synthesis, place mem.hex in ip/idram/src/input. [Request GCC cross compiler (RV32IM).] For bitsteam, replace BRAM content of myorca.bit. [Request Xilinx ISE setup and liscence.]Updated -
Guilhem Saurel / hpp-doc
BSD Zero Clause LicenseUpdated -
-
-
Document de travail pour les cours de ROS-2 à l'ANF en septembre 2022
Updated -
Code source of the Monte-Carlo Tree search, published at CP2021
Updated