Explore projects

Code source of the Monte-Carlo Tree search, published at CP2021

Resource-Constrained Scheduling Solver based on difference logic and clause learning

network diagnostic tool using the UDP echo service (not ICMP echo because some vendors cheat and prioritize ICMP echo packets to show healthy connections)

Build benchmark for RISC-V (default to RV64IMAC)

Customized rddlsim version for my personal use

This is the official Low Side Synchronous Buck converter Gitlab

BE INSA

Cache side channel attacks for RISC-V (also works for x86)

Try to adapt Mastik Toolkit to RISC-V

Linux Module for : 1) R/W mmio registers. 2) Context change send info. 3) Interrupts handler.

Ethernet MAC 10/100Mbps IP (OpenCores) with AXI4 (Lite) interface.

Has Linux driver support.

Boot a 32-bit/64-bit RISC-V Linux!

With support for Matana kernel module.

For 32-bit target, the simulation with Spike or QEMU is broken, but works on real hardware. The Ethernet (opencores) support is for 32-bit only.

Bootloader (@6000_0000) that receive file from UART and write to DDR (@8000_0000)

MATANA Implementation on Chipyard (Rocket-Chip RISC-V Softcore processor) on ML605 board