Explore projects
-
Gepetto / Articles
BSD 2-Clause "Simplified" LicenseUpdated -
Updated
-
Humanoid Path Planner / hpp-doc
BSD Zero Clause LicenseUpdated -
REHAD / Rehad-Orca
OtherModification of RISC-V softcore processor Orca.
REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection. Run on ML605 evaluation board with UART 115200.
Updated -
MATANA Implementation on Chipyard (Rocket-Chip RISC-V Softcore processor) on ML605 board
Updated -
-
Guilhem Saurel / soth
OtherUpdated -
Guilhem Saurel / dynamic_graph_bridge
BSD 2-Clause "Simplified" LicenseUpdated -
Updated
-
This is the official Low Side Synchronous Buck converter Gitlab
Updated -
Updated
-
Updated
-
-
Updated
-
Updated
-
Modèle de thèse initialement publié à git:redmine du LAAS. Télécharger et utiliser en locale (besoin latexmk + pdflatex je crois), ou en Overleaf. N'hésite pas à l'améliorer!
Updated -
Boot a 32-bit/64-bit RISC-V Linux!
With support for Matana kernel module.
For 32-bit target, the simulation with Spike or QEMU is broken, but works on real hardware. The Ethernet (opencores) support is for 32-bit only.
Updated